

(19) Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 1 241 571 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
18.09.2002 Bulletin 2002/38

(51) Int Cl. 7: G06F 9/445

(21) Application number: 02004604.1

(22) Date of filing: 28.02.2002

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE TR  
Designated Extension States:  
AL LT LV MK RO SI

(30) Priority: 14.03.2001 US 808370

(71) Applicant: GENERAL INSTRUMENT  
CORPORATION  
Horsham, PA 19044 (US)

(72) Inventors:  
• Fiorella, Daniel Charles, III  
Blue Bell, Pennsylvania 19422 (US)  
• Gebhardt, Ronald L., Jr.  
Delran, New Jersey 08075 (US)  
• McGregor, Marlin F., Jr.  
Berwyn, Pennsylvania 19312 (US)

(74) Representative: Hoeger, Stellrecht & Partner  
Uhlandstrasse 14 c  
70182 Stuttgart (DE)

### (54) Methods and apparatus for upgrading firmware in an embedded system

(57) The present invention provides methods and apparatus for upgrading firmware in an embedded system, without impacting the system. More specifically, the present invention enables an embedded system to be upgraded without any system downtime, by providing two application areas in non-volatile programmable read only memory. A processor can boot up and run from

either application area. A fixed vector table is provided, which, in cooperation with a software vector table, enables the processor to maintain proper interrupt vector addresses while being able to run from either application area. Upgraded firmware can be loaded into one application area while the system is running from the other application area. Resetting the processor allows the system to run the upgraded version of firmware.




FIG. 1

EP 1 241 571 A2

**Description****BACKGROUND OF THE INVENTION**

[0001] The present invention relates generally to embedded systems. In particular, the present invention provides methods and apparatus for upgrading firmware in an embedded system, without impacting the system. More specifically, the present invention enables an embedded system to be upgraded without any system downtime, by providing two banks of memory (application areas) in non-volatile programmable read only memory. A processor can boot up and run from either application area. A fixed vector table is provided, which, in cooperation with a software vector table, enables the processor to maintain proper interrupt vector addresses while being able to run from either application area. Upgraded firmware can be loaded into one application area while the system is running from the other application area. Resetting the processor allows the system to run the upgraded version of firmware.

[0002] A conventional embedded system is made up of three parts. A processor to run the code, a non-volatile memory to store the code, and a volatile memory to store data and temporary information the code uses. In most systems the volatile memory is random access memory (RAM) and the non-volatile memory is programmable read only memory (PROM). Variations of the PROM are the erasable programmable read only memory (EPROM) and the electrically erasable programmable read only memory (EEPROM). The processor could be any one of the thousands of commercially available parts chosen to suit the needs of the designer.

[0003] A number of years ago a new EPROM variation was developed, called flash electrically erasable programmable read only memory, or FLASH. FLASH provided fast re-programmability. FLASH was embedded in many systems to enable a user to reload code and to change the system to make improvements or bug fixes.

[0004] In a prior art embedded system developed by General Instrument Corporation of Horsham, Pennsylvania, USA, the assignee of the present invention, FLASH memory was used to enable quicker system upgrades. In this prior art embedded system, the FLASH memory was partitioned into two parts. The first half of FLASH was loaded with the present version of firmware. If an upgrade was required, the second half of FLASH was erased and loaded with a new version of firmware. The unit could then be reset and the code now operated out of the second half of FLASH. If a newer version of firmware was required the process could be repeated over and over again, always reloading the second half of FLASH and keeping the first half of FLASH as a fail-safe backup copy of the firmware.

[0005] The above process was accomplished by having an additional RAM on the circuit board. When the unit is first started, the processor checks a non-volatile

memory location to determine which half to load from. It then loads the RAM from the selected section of the FLASH. The processor from this point on uses the RAM for code storage and data storage. This enabled the

5 FLASH to be reprogrammed while the system was running. However, to facilitate this copying and reprogramming, additional circuitry was required on the board to: 1) control the addressing of the FLASH and RAM; 2) control the addressing of external data ports; and 3) control the location of the interrupt vector table (vector table). As a result, the parts count and board space requirements of such a system were increased.

[0006] The vector table holds the addresses of all the 15 interrupt service routines (ISR). These ISRs are critical to the functioning of a system. An example of an ISR would be a timer or a clock. At predefined intervals the clock or timer expires and a register that maintains the time must be updated. This must happen quickly. If a register is not updated quickly, the clock would be wrong. 20 or a predefined event would not occur, causing an error. The way a computer insures that these kinds of errors do not occur is by using interrupts. An interrupt is a signal that interrupts the normal flow of instructions. For example, when a timer expires, a hardware interrupt is 25 generated. The computer then jumps to a predefined address and executes the code at that point. The code at that point is called an ISR. These routines are very concise. After the ISR is executed, the code then returns to the point it was at before the interrupt occurred. The 30 predefined address that the hardware jumps to when an interrupt is generated is maintained in the vector table. Each interrupt must have an entry in the vector table. In some systems the vector table is fixed to a certain location in the memory map. In others, it can be relocated 35 by software.

[0007] In systems where the vector table is a fixed 40 vector table, problems arise when the processor is provided with the ability to load from two different banks of code which may be running two different versions of firmware. Because the ISR's starting address could be different in each version of firmware, the entries in the vector table would be different.

[0008] It would be advantageous to be able to run 45 firmware from either bank of memory while still maintaining the fixed vector table. It would also be advantageous to provide a fixed vector table that is adaptable to any future version of the firmware. It would be further advantageous to be able to upgrade the firmware in one bank of memory while the system is running, without impacting the system performance. It would be even further advantageous to provide the above advantages in a single chip, thereby saving board space, reducing parts count, and reducing costs.

[0009] The methods and apparatus of the present 50 invention provide the aforesaid and other advantages.

SUMMARY OF THE INVENTION

[0010] The present invention provides methods and apparatus for upgrading firmware in an embedded system, without impacting the system. More specifically, the present invention enables an embedded system to be upgraded without any system downtime, by providing two application areas in non-volatile programmable read only memory. A processor can boot up and run from either application area. A fixed vector table is provided, which, in cooperation with a software vector table, enables the processor to maintain proper interrupt vector addresses while being able to run from either application area. Upgraded firmware can be loaded into one application area while the system is running from the other application area. Resetting the processor allows the system to run the upgraded version of firmware.

[0011] In an example embodiment of the invention, a processor may be provided for use in an embedded system. A non-volatile programmable read only memory device may be provided which has a fixed vector table, a boot area for storing boot code, a first application area for storing firmware, and a second application area for storing firmware. A random access memory device (RAM) may be provided having a software vector table and a RAM application area. The fixed vector table may be programmed with a reset vector address and interrupt vector addresses. The reset vector address may point to the boot code in the boot area and the interrupt vector addresses may point to corresponding interrupt vector addresses in the software vector table. An upgraded version of firmware may be loaded into one of the first application area or the second application area. After the updated version of firmware is loaded, the processor may be reset in order to run the upgraded version of firmware. The software vector table may be filled with proper corresponding interrupt vector addresses for the interrupt vectors contained in the fixed vector table, as determined by the upgraded version of firmware.

[0012] The non-volatile programmable read only memory device may comprise a flash electrically erasable programmable read only memory device (FLASH). Those skilled in the art will recognize that other suitable types of non-volatile programmable read only memory devices may be utilized to the same effect.

[0013] A prior version of firmware may be running from one application area while the upgraded version of firmware is being loaded into the other application area.

[0014] An erasable programmable memory device (EPROM) or similar device may be provided which is used to determine the application area to be accessed after the resetting step.

[0015] The RAM application area may be loaded with data from the application area having the upgraded version of firmware.

[0016] The first application area may contain a first version of firmware and the second application area may contain a second version of firmware. The updated

version of firmware may be loaded into either application area. The application area that does not receive the updated version of firmware may be used to store a backup copy of firmware. For example, the old version of firmware may be left in this application area, or this application area can subsequently be updated so that the firmware in both application areas is the same.

[0017] In a preferred embodiment of the invention, the processor, the non-volatile programmable read only memory device, and the RAM are all provided in the form of a single integrated circuit.

BRIEF DESCRIPTION OF THE DRAWINGS

15 [0018]

FIG. 1 is a block diagram of an illustrative embodiment of the invention;

20 FIG. 2 is a block diagram of an illustrative embodiment of the non-volatile programmable read only memory device and the random access memory device of the invention; and

25 FIG. 3 is a block diagram of a preferred embodiment of the invention.

DETAILED DESCRIPTION OF THE INVENTION

30 [0019] An illustrative embodiment of the invention is shown in Figure 1. A processor 20 is provided for use in an embedded system 10. A non-volatile programmable read only memory device 30 has a fixed vector table 32, a boot area 34 for storing boot code, a first application area 36 for storing firmware, and a second application area 38 for storing firmware. A random access memory device (RAM) 40 includes a software vector table 42 and a RAM application area 44. The fixed vector table 32 may be programmed with a reset vector address and interrupt vector addresses. The reset vector address points to the boot code in the boot area 34 and the interrupt vector addresses points to corresponding interrupt vector addresses in the software vector table 42. An upgraded version of firmware may be loaded into one of the first application area 36 or the second application area 38 of the programmable memory 30. After the updated version of firmware is loaded, the processor 20 may be reset in order to run the upgraded version of firmware. The software vector table 42 of RAM 40 is provided with proper corresponding interrupt vector addresses for the interrupt vectors contained in the fixed vector table 32, as determined by the upgraded version of firmware.

[0020] The non-volatile programmable read only memory device 30 may comprise a flash electrically erasable programmable read only memory device (FLASH). Those skilled in the art will recognize that other suitable types of non-volatile programmable read only

memory devices may be utilized to the same effect.

[0021] A prior version of firmware may be running from one application area while the upgraded version of firmware is being loaded into the other application area.

[0022] An erasable programmable memory device (EPROM) 50 or similar device may be provided for use in determining the application area to be accessed after the resetting step.

[0023] The RAM application area 44 may be loaded with data from the application area having the upgraded version of firmware.

[0024] The first application area 36 of programmable memory 30 may contain a first version of firmware and the second application area 38 may contain a second version of firmware. The updated version of firmware may be loaded into either application area. The application area that does not receive the updated version of firmware may be used to store a backup copy of firmware. For example, the old version of firmware may be left in this application area, or this application area can subsequently be updated so that the firmware in both application areas is the same.

[0025] Figure 2 is a block diagram example of the contents of the non-volatile programmable read only memory device 30 and the RAM 40 of Figure 1. Figure 2 shows the non-volatile programmable read only memory device as FLASH 31. The available FLASH 31 memory areas are separated into two equally sized application areas, i.e., first application area 37 and second application area 39. The remaining FLASH space is divided into a fixed vector table 33 and a boot code area 35. The RAM 41 is separated into a software vector table 43 and an application area 45.

[0026] The fixed vector table 33 of FLASH 31 is shown as having addresses 0x00000000 through 0x00001FFF. The boot area 35 is shown as having addresses 0x00002000 through 0x0000FFFF. The first application area 37 is shown as having addresses 0x00100000 through 0x003FFFFF. The second application area 39 is shown as having addresses 0x00400000 through 0x006FFFFF.

[0027] The software vector table 43 of RAM 41 is shown as having addresses 0x003F9800 through 0x003F987F. The RAM application area is shown as having addresses 0x3F9880 through 0x003FFFFF. It should be appreciated by those skilled in the art that the foregoing description of the addresses assigned to each respective component (i.e., FLASH 31 and RAM 41) is for purposes of illustration only. Any set of addresses may be provided to each respective component as is well known in the art.

[0028] The fixed vector table 33 will be filled with addresses of the software vector table 43. Each software vector address may be in multiples of four. By providing the software vector table 43, the fixed vector table 33 in FLASH 31 can be programmed once and will never change. Each address in the fixed vector table 33 will point to an address in the software vector table 43. This

will be true in the case of all the vectors except the reset vector. The reset vector will point to the boot area 35. Upon receiving a reset vector, the code will jump to the reset vector which will jump to the boot area 35 and execute the code to reset the module and initialize the system. As a part of the system initialization, the firmware will decide which bank of the application FLASH 37, 39 to use. Once that decision is made, the firmware will fill the software vector table 43 with the proper addresses

5 of all the remaining interrupt vectors. Once this is completed, the system will run the selected firmware and the interrupt vectors will point to their proper interrupt service routines.

[0029] Figure 2 also shows an example of a typical 15 interrupt scenario. The fixed vector table 33 is shown as having contiguous interrupt vectors (e.g., 0x00000400, 0x00000500, and 0x00000600). When an interrupt, such as an external reset, is recognized by the processor, the processor stops what it is doing and obtains the next instruction from, for example, address 0x00000500, as indicated by the interrupt. As shown by arrow 60, the instruction coded in address 0x00000500 will be a branch to a corresponding location in software vector table 43, which in this case is 0x003F9814. If the

20 first application area 37 loaded software vector table 43 location 0x003F9814, it could load that location with yet another branch instruction to a location within the first application area 37 as shown by arrow 62, e.g., location 0x00104008. If, on the other hand, the second application area 39 loaded software vector table 43 location 0x003F9814, this location could contain, for example, a branch to second application area 39 location 0x0040401C, as shown by arrow 64.

[0030] In a preferred embodiment of the invention as 35 shown in Figure 3, the processor 100, the non-volatile programmable read only memory device 31 (shown as FLASH in Figure 3), and the RAM 41 are all provided in the form of a single integrated circuit (e.g., processor 100). For example, Motorola processor part no. 40 MPC555 contains two banks of FLASH able to be read from and written to at the same time and a bank of RAM which can hold the appropriate amount of data needed to implement the present invention. The FLASH and RAM can be further segmented as described above to 45 provide the functionality of the present invention in a single part.

[0031] It should now be appreciated that the present 50 invention provides advantageous methods and apparatus for upgrading firmware in an embedded system without impacting the system. The present invention is particularly useful when upgrading an embedded system utilizing a fixed vector table. Further, the present invention is particularly useful when upgrading system firmware while the system is running.

[0032] Although the invention has been described 55 in connection with various illustrated embodiments, numerous modifications and adaptations may be made thereto without departing from the spirit and scope of

the invention as set forth in the claims.

### Claims

1. A method for upgrading firmware in an embedded system, comprising the steps of:

providing a processor;  
 providing a non-volatile programmable read only memory device having a fixed vector table, a boot area for storing boot code, a first application area for storing firmware, and a second application area for storing firmware;  
 providing a random access memory device (RAM) having a software vector table and a RAM application area;  
 programming the fixed vector table with a reset vector address and interrupt vector addresses, said reset vector address pointing to the boot code in said boot area and said interrupt vector addresses pointing to corresponding interrupt vector addresses in the software vector table;  
 loading an upgraded version of firmware into one of the first application area or the second application area;  
 resetting the processor to run the upgraded version of firmware; and  
 filling the software vector table with proper corresponding interrupt vector addresses for the interrupt vectors contained in the fixed vector table as determined by the upgraded version of firmware.

2. A method in accordance with claim 1, wherein the non-volatile programmable read only memory device comprises a flash electrically erasable programmable read only memory device (FLASH).

3. A method in accordance with claim 1 or 2, wherein a prior version of firmware is running from one application area while the upgraded version of firmware is being loaded into the other application area.

4. A method in accordance with one of claims 1 to 3, further comprising:

providing an erasable programmable memory device (EPROM) which is used to determine which application area will be accessed after the resetting step.

5. A method in accordance with one of claims 1 to 4, further comprising:

loading the RAM application area with data from the application area having the upgraded

version of firmware.

6. A method in accordance with one of claims 1 to 5, wherein:

the first application area contains a first version of firmware; and  
 the second application area contains a second version of firmware.

7. A method in accordance with one of claims 1 to 6, wherein said processor, said non-volatile programmable read only memory device, and said RAM are all provided in the form of a single integrated circuit.

8. An upgradable embedded system apparatus, comprising:

a processor;  
 a non-volatile programmable read only memory device having a fixed vector table, a boot area for storing boot code, a first application area for storing firmware, and a second application area for storing firmware; and  
 a random access memory device (RAM) having a software vector table and a RAM application area;

wherein:

the fixed vector table is programmed with a reset vector address and interrupt vector addresses, said reset vector address pointing to the boot code in said boot area and said interrupt vector addresses pointing to corresponding interrupt vector addresses in the software vector table;

an upgraded version of firmware is loaded into one of the first application area or the second application area;

the processor is reset to run the upgraded version of firmware; and

the software vector table is filled with proper corresponding interrupt vector addresses for the interrupt vectors contained in the fixed vector table as determined by the upgraded version of firmware.

9. Apparatus in accordance with claim 8, wherein the non-volatile programmable read only memory device comprises a flash electrically erasable programmable read only memory device (FLASH).

10. Apparatus in accordance with claim 8 or 9, wherein a prior version of firmware is running from the one application area while the upgraded version of firmware is being loaded into the other application area.

11. Apparatus in accordance with one of claims 8 to 10,  
further comprising:

an erasable programmable memory device  
(EPROM) which is used to determine which ap- 5  
plication area will be accessed after the reset-  
ting step.

12. Apparatus in accordance with one of claims 8 to 11,  
wherein:

the RAM application area is loaded with data  
from the application area having the upgraded  
version of firmware.

13. Apparatus in accordance with one of claims 8 to 12,  
wherein:

the first application area contains a first version  
of firmware; and 20  
the second application area contains a second  
version of firmware.

14. Apparatus in accordance with one of claims 8 to 13,  
wherein said processor, said non-volatile program- 25  
mable read only memory device, and said RAM are  
all provided in the form of a single integrated circuit.

30

35

40

45

50

55






FIG. 1



**FIG. 2**



**FIG. 3**



(19)

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 1 241 571 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
14.01.2004 Bulletin 2004/03

(51) Int Cl.7: G06F 9/445

(43) Date of publication A2:  
18.09.2002 Bulletin 2002/38

(21) Application number: 02004604.1

(22) Date of filing: 28.02.2002

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE TR

Designated Extension States:  
AL LT LV MK RO SI

(30) Priority: 14.03.2001 US 808370

(71) Applicant: GENERAL INSTRUMENT  
CORPORATION  
Horsham, PA 19044 (US)

(72) Inventors:  
• Fiorella, Daniel Charles, III  
Blue Bell, Pennsylvania 19422 (US)  
• Gebhardt, Ronald L., Jr.  
Delran, New Jersey 08075 (US)  
• McGregor, Marlin F., Jr.  
Berwyn, Pennsylvania 19312 (US)

(74) Representative: Hoeger, Stellrecht & Partner  
Uhlandstrasse 14 c  
70182 Stuttgart (DE)

(54) Methods and apparatus for upgrading firmware in an embedded system

(57) The present invention provides methods and apparatus for upgrading firmware in an embedded system, without impacting the system. More specifically, the present invention enables an embedded system to be upgraded without any system downtime, by providing two application areas in non-volatile programmable read only memory. A processor can boot up and run from either application area. A fixed vector table is provided, which, in cooperation with a software vector table, enables the processor to maintain proper interrupt vector addresses while being able to run from either application area. Upgraded firmware can be loaded into one application area while the system is running from the other application area. Resetting the processor allows the system to run the upgraded version of firmware.




FIG. 1

EP 1 241 571 A3



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 02 00 4604

DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int.Cl.)
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	
Y	US 5 452 339 A (SCHILLACI ONOFRIO ET AL) 19 September 1995 (1995-09-19) * figure 2 *	1	G06F9/445
X	* column 9, line 18 - line 22 * * column 2, line 35 - line 39 * * column 2, line 44 * * column 7, line 20 - line 25 * * column 6, line 59 - line 66 *	2-6,8,13	
Y	---	7,14	
Y	INTEL CORPORATION: "80C186XL/80C188XL Microprocessor User's Manual" [Online] 1995, INTEL CORPORATION XP002259862 Retrieved from the Internet: <URL: http://www.intel.com/design/intarch/MANUAL S/27216403.pdf> [retrieved on 2003-10-30] * page 1-1, chapter 1, second paragraph, line 4-5 * * page 2-15, section 2.1.11, line 2-3 *	1	
Y	---	7,14	TECHNICAL FIELDS SEARCHED (Int.Cl.)
	US 4 439 839 A (VENSKO GEORGE ET AL) 27 March 1984 (1984-03-27) * column 1, line 47 - line 55 *	-----	G07C H04L G06F
The present search report has been drawn up for all claims			
Place of search	Date of completion of the search	Examiner	
MUNICH	14 November 2003	Milasinovic, G	
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone			
Y : particularly relevant if combined with another document of the same category			
A : technological background			
C : non-written disclosure			
P : intermediate document			

ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.

EP 02 00 4604

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
 The members are as contained in the European Patent Office EDP file on  
 The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

14-11-2003

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5452339	A	19-09-1995	WO	9522220 A1	17-08-1995
-----					
US 4439839	A	27-03-1984	AT	25473 T	15-02-1987
			BE	894179 A2	24-02-1983
			CA	1170777 A1	10-07-1984
			DE	3275443 D1	19-03-1987
			EP	0073419 A2	09-03-1983
			JP	58078248 A	11-05-1983
			JP	62052896 B	07-11-1987

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82